

# Adjusting laser injections for fully controlled faults

Franck Courbon<sup>1,2</sup>, Philippe Loubet-Moundi<sup>1</sup>,  
Jacques Fournier<sup>3</sup>, Assia Tria<sup>3</sup>



<sup>1</sup> **GEMALTO**, Security Labs, @ La Ciotat, France

<sup>2</sup> **Ecole des Mines de Saint-Etienne**, CMP-GC/LSAS, @ Gardanne, France

<sup>3</sup> **CEA**, CEA Tech Region, DPACA/LSAS, @ Gardanne, France,

COSADE 2014

Tuesday 15<sup>th</sup> April 2014

# COSADE 2013 *Fault Analysis Attack session*

10:50 11:15	<i>coffee break</i>
11:15 12:30	<p><b><i>session 2: Fault Analysis Attack</i></b></p> <p><b><i>Session chair: Alexandre Berzatti</i></b></p> <p><b><u>Defeating with Fault Injection a Combined Attack Resistant Exponentiation</u></b> Benoît Feix (XLIM, Limoges University / Inside Secure, France), Alexandre Venelli (Inside Secure, France).</p> <p><b><u>Fault Attacks on Projective-to-Affine Coordinates Conversion</u></b> Diana Maimut (École Normale Supérieure), Cédric Murdica (Secure-IC, Télécom ParisTech), David Naccache (Ecole Normale Supérieure), Mehdi Tibouchi (NTT Secure Platform Laboratories).</p> <p><b><u>Improved Algebraic Fault Analysis: A Case Study on Piccolo and Applications to Other Lightweight Block Ciphers</u></b> Fan Zhang (University of Connecticut, USA), Xinjie Zhao (Ordnance Engineering College, China, and The Institute of North Electronic Equipment), Shize Guo (The Institute of North Electronic Equipment, China), Tao Wang (Ordnance Engineering College, China), Zhijie Shi (University of Connecticut, USA)</p>

# COSADE 2013 *Fault Analysis Attack session*

10:50 11:15	<i>coffee break</i>
	<b><i>session 2: Fault Analysis Attack</i></b>  <b><i>Session chair: Alexandre Berzatti</i></b>  <b><u>Defeating with Fault Injection a Combined Attack Resistant Exponentiation</u></b> Benoît Feix (XLIM, Limoges University / Inside Secure, France), Alexandre Venelli (Inside Secure, France).  <b><u>Fault Attacks on Projective-to-Affine Coordinates Conversion</u></b> 11:15 12:30 Diana Maimut (École Normale Supérieure), Cédric Murdica (Secure-IC, Télécom ParisTech), David Naccache (Ecole Normale Supérieure), Mehdi Tibouchi (NTT Secure Platform Laboratories).  <b><u>Improved Algebraic Fault Analysis: A Case Study on Piccolo and Applications to Other Lightweight Block Ciphers</u></b> Fan Zhang (University of Connecticut, USA), Xinjie Zhao (Ordnance Engineering College, China, and The Institute of North Electronic Equipment), Shize Guo (The Institute of North Electronic Equipment, China), Tao Wang (Ordnance Engineering College, China), Zhijie Shi (University of Connecticut, USA)

# COSADE 2013

10:50 11:15	<i>coffee break</i>
	<p><b>session 2: Fault Analysis Attack</b></p> <p><i>Session chair: Alexandre Berzatti</i></p> <p><b>Defeating with Fault Injection a Combined A</b> Benoît Feix (XLIM, Limoges University / Inside Secure, France), (Inside Secure, France).</p>
11:15	<b>Fault Attacks on Projective-to-Affine Coordinates Conversion</b>
12:30	Diana Maimut (École Normale Supérieure), Cédric Murdica (Secure-IC, Télécom ParisTech), David Naccache (Ecole Normale Supérieure), Mehdi Tibouchi (NTT Secure Platform Laboratories).
	<p><b>Improved Algebraic Fault Analysis: A Case Study on Piccolo and Applications to Other Lightweight Block Ciphers</b></p> <p>Fan Zhang (University of Connecticut, USA), Xinjie Zhao (Ordnance Engineering College, China, and The Institute of North Electronic Equipment), Shize Guo (The Institute of North Electronic Equipment, China), Tao Wang (Ordnance Engineering College, China), Zhijie Shi (University of Connecticut, USA)</p>

		Fault Model		
		Large Faults Section 4	Two Faults Section 5	Known Fault Section 6
ECSM	Double-and-Add	×	×	×
	Double-and-Add always	×	×	×
	Signed Digit method	×	×	×
	Sliding Window	×	×	×
	Signed Sliding Window	×	×	×
	Montgomery Ladder	✓	✓	✓
	co-Z Montgomery Ladder	×	×	×
Countermeasures	Random Projective Coordinates <i>before</i> the ECSM	✓	✓	×
	Random Projective Coordinates <i>after</i> the ECSM	✓	✓	✓
	Random Curve Isomorphism	✓	✓	×
	Scalar Randomization	✓	✓	×
	Point Blinding	✓	✓	✓
	Point Verification <i>before</i> the conversion	×	×	×
	Point Verification <i>after</i> the conversion	✓	✓	✓

Table 2. Synthesis of the attacks

# COSADE 2013

10:50 11:15	<i>coffee break</i>
	<b>session 2: Fault Analysis Attack</b>
	<b>Session chair: Alexandre Berzati</b>
	<b>Defeating with Fault Injection a Combined A</b> Benoît Feix (XLIM, Limoges University / Inside Secure, France), (Inside Secure, France).
11:15	<b>Fault Attacks on Projective-to-Affine Coordinates Conversion</b>
12:30	Diana Maimut (École Normale Supérieure), Cédric Murdica (Secure-IC, Télécom ParisTech), David Naccache (Ecole Normale Supérieure), Mehdi Tibouchi (NTT Secure Platform Laboratories).
	<b>Improved Algebraic Fault Analysis: A Case Study on Piccolo and Applications to Other Lightweight Block Ciphers</b> Fan Zhang (University of Connecticut, USA), Xinjie Zhao (Ordnance Engineering College, China, and The Institute of North Electronic Equipment), Shize Guo (The Institute of North Electronic Equipment, China), Tao Wang (Ordnance Engineering College, China), Zhijie Shi (University of Connecticut, USA)

		Fault Model		
		Large Faults Section 4	Two Faults Section 5	Known Fault Section 6
ECSM	Double-and-Add	×	×	×
	Double-and-Add always	×	×	×
	Signed Digit method	×	×	×
	Sliding Window	×	×	×
	Signed Sliding Window	×	×	×
	Montgomery Ladder	✓	✓	✓
	co-Z Montgomery Ladder	×	×	×
Countermeasures	Random Projective Coordinates <i>before</i> the ECSM	✓	✓	×
	Random Projective Coordinates <i>after</i> the ECSM	✓	✓	✓
	Random Curve Isomorphism	✓	✓	×
	Scalar Randomization	✓	✓	×
	Point Blinding	✓	✓	✓
	Point Verification <i>before</i> the conversion	×	×	×
	Point Verification <i>after</i> the conversion	✓	✓	✓

Table 2. Synthesis of the attacks

# COSADE 2013

10:50 11:15	<i>coffee break</i>
	<b>session 2: Fault Analysis Attack</b>  <i>Session chair: Alexandre Berzatti</i>  <b>Defeating with Fault Injection a Combined A</b> Benoît Feix (XLIM, Limoges University / Insi... (Inside Secure, France).
11:15 12:30	<b>Fault Attacks on Projective-to-Affine Coordinates Conversion</b> Diana Maimut (École Normale Supérieure), Cédric Murdica (Secure-IC, Télécom ParisTech), David Naccache (Ecole Normale Supérieure), Mehdi Tibouchi (NTT Secure Platform Laboratories).  <b>Improved Algebraic Fault Analysis: A Case Study on Piccolo and Applications to Other Lightweight Block Ciphers</b> Fan Zhang (University of Connecticut, USA), Xinjie Zhao (Ordnance Engineering College, China, and The Institute of North Electronic Equipment), Shize Guo (The Institute of North Electronic Equipment, China), Tao Wang (Ordnance Engineering College, China), Zhijie Shi (University of Connecticut, USA)

		Fault Model		
		Large Faults Section 4	Two Faults Section 5	Known Fault Section 6
ECSM	Double-and-Add	×	×	×
	Double-and-Add always	×	×	×
	Signed Digit method	×	×	×
	Sliding Window	×	×	×
	Signed Sliding Window	×	×	×
	Montgomery Ladder	✓	✓	✓
	co-Z Montgomery Ladder	×	×	×
Countermeasures	Random Projective Coordinates <i>before</i> the ECSM	✓	✓	×
	Random Projective Coordinates <i>after</i> the ECSM	✓	✓	✓
	Random Curve Isomorphism	✓	✓	×
	Scalar Randomization	✓	✓	×
	Point Blinding	✓	✓	✓
	Point Verification <i>before</i> the conversion	×	×	×
	Point Verification <i>after</i> the conversion	✓	✓	✓

Table 2. Synthesis of the attacks

10:50 11:15	<i>coffee break</i>
	<b>session 2: Fault Analysis Attack</b>
	<b>Session chair: Alexandre Berzatti</b>
	<b>Defeating with Fault Injection a Combined AFA</b> Benoît Feix (XLIM, Limoges University / Inside Secure, France), Alexandre Berzatti (Inside Secure, France).
11:15 12:30	<b>Fault Attacks on Projective-to-Affine Conversion</b> Diana Maimut (École Normale Supérieure ParisTech), David Naccache (Ecole Normale Supérieure de Cachan, France), Alexandre Berzatti (Secure Platform Laboratories).
	<b>Improved Algebraic Fault Analysis: AFA on Lightweight Block Ciphers</b> Fan Zhang (University of Connecticut, Storrs, CT, USA), Dongxian Song (University of North China, Hebei, China), and The Institute of North Electronic Equipment College, China), Zhijie Shi (University of North China, Hebei, China).

		Fault Model		
		Large Faults Section 4	Two Faults Section 5	Known Fault Section 6
ECSM	Double-and-Add	×	×	×
	Double-and-Add always	×	×	×
	Signed Digit method	×	×	×
	Sliding Window	×	×	×
	Signed Sliding Window	×	×	×
	Montgomery Ladder	✓	✓	✓
	co-Z Montgomery Ladder	×	×	×
Countermeasures	Random Projective Coordinates <i>before</i> the ECSM	✓	✓	×
	Random Projective Coordinates <i>after</i> the ECSM	✓	✓	✓
	Random Curve Isomorphism	✓	✓	×
	Scalar Randomization	✓	✓	×
	Point Blinding	✓	✓	✓
	Point Verification <i>before</i> the conversion	×	×	×
	Point Verification <i>after</i> the conversion	✓	✓	✓

Table 2. Synthesis of the attacks

### 3 Fault Model

The fault model assumed for AFA on Piccolo in this paper is described as follows.

- The adversary can choose the plaintext to be encrypted and obtain the corresponding correct and faulty ciphertext.
- The adversary can inject a fault. So one of the nibbles at the input of  $F$  functions in the 23rd round is wrong, as shown in Fig. 3. In Section 6, this assumption can be further weakened when extending our AFA to more rounds.
- The adversary knows the fault position but does not know the exact location nor the value of faults. In other words, he can specify which round to inject the faults, but has no control either on which byte or nibble to be altered, nor on the values.

10:50 11:15	<i>coffee break</i>
	<b>session 2: Fault Analysis Attack</b>
	<i>Session chair: Alexandre Berzatti</i>
	<b>Defeating with Fault Injection a Combined AFA</b> Benoît Feix (XLIM, Limoges University / Inside Secure, France)
11:15 12:30	<b>Fault Attacks on Projective-to-Affine</b> Diana Maimut (École Normale Supérieure ParisTech), David Naccache (Ecole Normale Supérieure de Cachan / Inside Secure Platform Laboratories).
	<b>Improved Algebraic Fault Analysis: AFA on Other Lightweight Block Ciphers</b> Fan Zhang (University of Connecticut), Zhijie Shi (University of North Carolina at Charlotte), and Zhijie Shi (University of North Carolina at Charlotte).

		Fault Model		
		Large Faults Section 4	Two Faults Section 5	Known Fault Section 6
ECSM	Double-and-Add	×	×	×
	Double-and-Add always	×	×	×
	Signed Digit method	×	×	×
	Sliding Window	×	×	×
	Signed Sliding Window	×	×	×
	Montgomery Ladder	✓	✓	✓
	co-Z Montgomery Ladder	×	×	×
Countermeasures	Random Projective Coordinates before the ECSM	✓	✓	×
	Random Projective Coordinates after the ECSM	✓	✓	✓
	Random Curve Isomorphism	✓	✓	×
	Scalar Randomization	✓	✓	×
	Point Blinding	✓	✓	✓
	Point Verification before the conversion	×	×	×
	Point Verification after the conversion	✓	✓	✓


Table 2. Synthesis of the attacks

### 3 Fault Model


The fault model assumed for AFA on Piccolo in this paper is described as follows.

- The adversary can choose the plaintext to be encrypted and obtain the corresponding correct and faulty ciphertext.
- The adversary can inject a fault. So one of the nibbles at the input of  $F$  functions in the 23rd round is wrong, as shown in Fig. 3. In Section 6, this assumption can be further weakened when extending our AFA to more rounds.
- The adversary knows the fault position but does not know the exact location nor the value of faults. In other words, he can specify which round to inject the faults, but has no control either on which byte or nibble to be altered, nor on the values.

# Fault Models in real life



# Fault Models in real life



# AGENDA

- ✦ Trends and Motivations
- ✦ Equipment & Technology
- ✦ Results
- ✦ Laser fault correlation with physical transistors implementation
- ✦ Results summary and conclusion

# Trends and Motivations

# Optical Fault Injection trends

## Skorobogatov

Techno  
node


*1200nm*

SRAM cell  
size

*~20 $\mu$ m x 20 $\mu$ m (6T)*

Spot size


*~10 $\mu$ m*



CHES 2002


# Optical Fault Injection trends

	Skorobogatov	Roscian & Al.
Techno node	1200nm	250nm
SRAM cell size	~20 $\mu$ m x 20 $\mu$ m (6T)	9 $\mu$ m x 4 $\mu$ m (5T)
Spot size	~10 $\mu$ m	~1 $\mu$ m




# Optical Fault Injection trends

	Skorobogatov	Roscian & Al.	
Techno node	1200nm	250nm	90nm
SRAM cell size	$\sim 20\mu\text{m} \times 20\mu\text{m}$ (6T)	$9\mu\text{m} \times 4\mu\text{m}$ (5T)	$3\mu\text{m} \times 1.5\mu\text{m}$ (6T)
Spot size	$\sim 10\mu\text{m}$	$\sim 1\mu\text{m}$	$\sim 1\mu\text{m}$




# Optical Fault Injection trends

	Skorobogatov	Roscian & Al.	
Techno node	1200nm	250nm	90nm
SRAM cell size	$\sim 20\mu\text{m} \times 20\mu\text{m}$ (6T)	$9\mu\text{m} \times 4\mu\text{m}$ (5T)	$3\mu\text{m} \times 1.5\mu\text{m}$ (6T)
Spot size	$\sim 10\mu\text{m}$	$\sim 1\mu\text{m}$	$\sim 1\mu\text{m}$




# Motivations




- ✧ We target:
  - ✧ The synthesized logic of a recent technology chip (90nm)
  - ✧ A gate with a large number of transistors (>20T)
  - ✧ A standard cell critical for security, flip flop gate
    - ✧ Key & data registers, internal coprocessor states

# Motivations



- ✦ We target:
  - ✦ The synthesized logic of a recent technology chip (90nm)
  - ✦ A gate with a large number of transistors (>20T)
  - ✦ A standard cell critical for security, flip flop gate
    - ✦ Key & data registers, internal coprocessor states
- ✦ Extended numbers of theoretical sensitivity zones, complex simulation



Courtesy of Roscian & Al.

## Fault model?

# Equipment and technology


# Flexible laser platform

- ✦ **Wavelength:** 1064nm
- ✦ **Spot size:** About  $1\mu\text{m}$
- ✦ **Energy :** Dozens of nJ
- ✦ **Backside approach**
- ✦ **50x objective**
- ✦ **3-Axis stage** with submicrometer resolution



# Device under test and scenario

- ✧ Techno node: 90nm
- ✧ Open sample
  - ✧ Write/read register
  - ✧ 8 bits
- ✧ “Static” perturbation of registers
  - ✧ No timing considerations
- ✧ After a global chip scanning with a large spot size and scan step, the register area is found
- ✧ Laser parameters are adapted to get a maximum of generated photo-current and a single gate effect
- ✧ Experiments performed on a restricted area
  - ✧ 1 $\mu$ m step




# Results


# Forcing bits vs. laser spot location

- ✦ Blue: '0' to '1' sensitive position, bit-set area
- ✦ Orange: '1' to '0' sensitive position, bit-reset area
- ✦ Gray: No effect


Init at "0000 0000"



Init at "1111 1111"




Both mapping




# Forcing bits vs. laser spot location

- ✦ Blue: '0' to '1' sensitive position, bit-set
- ✦ Orange: '1' to '0' sensitive position, bit-reset
- ✦ Gray: No effect


Init at "0000 0000"



Init at "1111 1111"




Both mapping



- ✦ One shot over one position forces a bit to one distinct value


# Forcing bits by laser energy level

- ✘ Blue: '0' to '1' sensitive position
- ✘ Orange: '1' to '0' sensitive position
- ✘ Gray: No effect
- ✘ Register initialized at **'00001111'**






# Forcing bits by laser energy level

- ✦ Blue: '0' to '1' sensitive position
- ✦ Orange: '1' to '0' sensitive position
- ✦ Gray: No effect
- ✦ Register initialized at **'00001111'**




# Forcing bits by laser energy level

- ✘ Blue: '0' to '1' sensitive position
- ✘ Orange: '1' to '0' sensitive position
- ✘ Gray: No effect
- ✘ Register initialized at **'00001111'**



# Forcing bits by laser energy level

- ✦ Blue: '0' to '1' sensitive position
- ✦ Orange: '1' to '0' sensitive position
- ✦ Gray: No effect
- ✦ Register initialized at **'00001111'**



- ✦ With a fine tuned energy, only '1' to '0' transitions are possible
- ✦ Targeting the zone with this energy leads to clear the register


# Laser fault correlation with physical transistors implementation

# Getting physical transistors implementation

- ✦ As the laser effects are linked to the underlying hardware implementation
- ✦ Invasive approach to retrieve transistors/gate location




- ✦ We get the transistors' wells location




# Highlighting laser and physical parameters

- ✦ PMOS and NMOS columns are highlighted
  - ✦ p-wells are larger than n-wells
- ✦ Gate and spot area are also given



# Fault correlation with transistors implementation


- ✦ We overlay the fault mapping and the SEM image



- ✦ '1 to 0' transitions are present over NMOS transistors
- ✦ '0 to 1' transitions are present over PMOS transistors

# More information can be obtained...

- ✧ PMOS/NMOS laser sensitivity difference
- ✧ Gates orientation
  - ✧ Half of the bits have their bit-set sensitive part on the left of the bit-reset sensitive part




**It can help for  
reverse  
engineering**

# Conclusion & Future work


# Conclusion

- ✦ By adjusting laser location or energy level we can control with a 100% success rate bit values in a - 90nm - register
- ✦ Our results shown a direct dependancy between fault model injection and gate implementation
- ✦ Single bit set and single bit reset must be considered for any attack

# Fault Models in real life



# Fault Models in real life




# Next step

- ✦ How to find registers over the chip?
  - ✦ Poster paper to appear in the proceedings of HOST 2014:

“Increasing the efficiency of laser fault injections using fast gate level reverse engineering”

*by Franck Courbon, Philippe Loubet-Moundi, Jacques Fournier and Assia Tria*



Thank you for your attention

