

# **Efficient acquisition technique of side-channel information using event-model simulation**

COSADE workshop  
March 7th-8th, 2013  
Télécom ParisTech

Toshiya Asai and Masaya Yoshikawa  
Department of Information Engineering  
Meijo University

# Table of Contents

## 1. Motivation

Efficiency of vulnerability evaluation in design stage

## 2. Proposed method

Event-model simulation for power waveform acquisition

## 3. Experimental results

Some highlight data with prototype LSI

## 4. Summary and future plans

# Table of Contents

## 1. Motivation

Efficiency of vulnerability evaluation

## 2. Proposed method

Event-model simulation for power waveform acquisition

## 3. Experimental results

Some highlight data using prototype LSI

## 4. Summary and future plans

# Motivation (1/2)


1. Evaluation of tamper resistance in LSI design stage
2. Technical issues
  - ① Efficiency of power simulation
  - ② Efficiency of attack simulation
3. Improvements in this study

Improves efficiency of power simulation by the event-model simulation (proposed method)

# Motivation (2/2)

Efficiency of power waveform simulation

Fast SPICE simulator (NanoSim, etc)



Verilog Sim. + PrimeTimePX(Synopsys)

# Table of Contents

## 1. Motivation

Efficiency of vulnerability evaluation

## 2. Proposed method

Event-model simulation for power waveform acquisition


## 3. Experimental results

Some highlight data using prototype LSI

## 4. Summary and future plans


# Proposed method (1/5)

## Concept of event-model simulation




# Proposed method (2/5)

## Procedure of event-model simulation




# Proposed method (2/5)

## Procedure of event-model simulation




# Proposed method (2/5)

## Procedure of event-model simulation




# Proposed method (2/5)

## Procedure of event-model simulation




# Proposed method (2/5)

## Procedure of event-model simulation




# Proposed method (2/5)

## Procedure of event-model simulation




# Proposed method (2/5)

## Procedure of event-model simulation




# Proposed method (2/5)

## Procedure of event-model simulation




# Proposed method (3/5)


## Step 1




Extracted current waveform  
of each cell




# Proposed method (3/5)




# Proposed method (4/5)




# Proposed method (4/5)



# Proposed method (4/5)




# Proposed method (4/5)



# Proposed method (5/5)

Partial generation of required waveforms



# Table of Contents

## 1. Motivation

Efficiency of vulnerability evaluation

## 2. Proposed method

Event-model simulation for power waveform acquisition

## 3. Experimental results


Some highlight data using prototype LSI

## 4. Summary and future plans


# Experimental results(1/4)

## Step 1 : modeling

Rise edge




Fall edge




- 0.18 $\mu$ m CMOS technology LSI
- AES SubBytes : composite field
- Plots waveforms of all cells in SubBytes

# Experimental results(2/4)

## Step 2 : waveform generation




Conventional  
(PrimeTime PX)



Proposed  
(Event-model simulation)

- AES Round 10
- SubBytes : composite field



# Experimental results(3/4)



# Experimental results(4/4)

## Comparison of processing time

- AES SubBytes : composite field
- Processing for one SubBytes block
- Machine : Xeon W3565 3.2GHz / 8GB




# Experimental results(4/4)


## Comparison of processing time

- AES SubBytes : composite field
- Processing for one SubBytes block
- Machine : Xeon W3565 3.2GHz / 8GB

**SPICE - PrimeTime PX (100 encryption)**




**PrimeTimePX - Proposed method (10,000 encryption)**




# Experimental results(4/4)

Comparison of processing time

- AES SubBytes : composite field
- Processing for one SubBytes block
- Machine : Xeon W3565 3.2GHz / 8GB



**PrimeTimePX - Proposed method (10,000 encryption)**



# Table of Contents

## 1. Motivation

Efficiency of vulnerability evaluation

## 2. Proposed method

Event-model simulation for power waveform acquisition

## 3. Experimental results

Some highlight data using prototype LSI

## 4. Summary and future plans

# Summary and future plans

## ■ Summary

Proposed method — event-model simulation

- Utilizes tools of EDA vendors
- Takes balance between precision and speed
- Confirmed availability with prototype LSI

## ■ Future plans

- Improves efficiency
- Applies to electro-magnetic analysis

Thank you for your attention




# Experimental results

## Comparison of processing time

- AES SubBytes : composite field
- Processing for one SubBytes block
- Machine : Xeon W3565 3.2GHz / 8GB

### SPICE - PrimeTime PX (100 encryption)



### PrimeTimePX - Proposed method (10,000 encryption)

